ABSTRACT In conventional HfO 2 -based resistive random access memory (RRAM), SiO 2 is usually adopted as side wall spacer (low-k spacer) to define the device feature size. It is found that the forming voltage of the conventional HfO 2 RRAM with SiO 2 spacer rises when the device size is scaling down from 16.0 µm 2 to 0.16 µm 2 , which is detrimental for application of high density HfO 2 -based RRAM. In this study, a high permittivity side wall spacer (high-k spacer) Ta 2 O 5 is introduced to replace SiO 2 spacer. The Ta 2 O 5 side wall effectively suppress the forming voltage rising issues during RRAM device scaling without introducing costly processing steps. Moreover, compared to the conventional HfO 2 -based RRAM, the side wall enhanced device exhibits faster switching speed, smaller operation voltage, and higher reliabilities, including endurance and retention. As a result, the use of Ta 2 O 5 side wall significantly enhances the overall switching characteristics of the HfO 2 -based RRAM device.
I. INTRODUCTION
In recent years, emerging memories such as phase change random access memory (PCRAM) [1] , magnetic random access memory (MRAM) [2] , [3] , ferroelectric random access memory (FeRAM) [4] and resistive random access memory (RRAM) [5] - [15] have been proposed as a new generation memories with potential to provide higher density than flash memories. Resistive random access memory (RRAM) is by far the most promising one due to its properties of low cost, fast switching speed and high compatibility with the CMOS process [9] - [11] . RRAM has capacitor-like structure with metal-oxides such as TiO 2 [11] , ZnO [12] , [13] , NiO [8] , HfO 2 [6] , [9] , [14] , [15] sandwiched between two metal electrode. Among them, HfO 2 -based RRAM has gained more attentions because of its perfect resistive switching characteristics, excellent electrical stability, good ON-OFF ratio and simple processing. However, there still remain several challenges before mass scale production of HfO 2 -based RRAM. For example, the forming voltage rises significantly when the device size decreases from 16.0µm 2 to 0.16µm 2 [14] . This is a very crucial issue especially when the device is design to scale down for high density memory. One of the possible reason which leads to the changing of forming voltage when scaling down is that parasitic capacitance of the low-temperature supportive oxide, also known as LTO. For the smaller size device, it's easy to find concentrated electric effect induced by low permittivity material which accounts for the forming voltage rising with the size of device scaling down, leading to non-uniform distribution of operation voltage [15] . Some recent device simulation result s found that high-k spacer could effectively focus the electric field within the high-k 2168-6734 c 2018 IEEE. Translations and content mining are permitted for academic research only.
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insulator layer [14] . In this study, we experimentally fabricated a thin high-k spacer Ta 2 O 5 side wall on the LTO in an attempt to mitigate the scaling issue. It's well known that Ta 2 O 5 material has high measured dielectric constant of 25-110 [16] - [18] and, as a dielectric layer, it shows low leakage current meeting the requirements for RRAM. Here, we fabricated HfO 2 -based RRAM devices with Ta 2 O 5 spacer side wall. We hypothesized that the high-k Ta 2 O 5 sidewall would confine the electric field inside the resistive HfO 2 layer. The electric field distributions were simulated for the cell size of 0.16 µm 2 and 1µm 2 , which is shown in Fig. 1 . The electric field distributions at the corner of the SiO 2 spacer RRAM device disseminates in both insulator (HfO 2 ) and LTO (SiO 2 ) layers, shown in Fig. 1(a) and (c). In the SiO 2 spacer RRAM device, the electric field of the clearly disperses into SiO 2 layer for the both cell sizes (0.16 µm 2 and 1 µm 2 ). In contrast, in the Ta 2 O 5 spacer RRAM device, the electric field distributions at the corner are concentrated and constrained within the insulator for both cell sizes, as shown in Fig. 1(b) and (d) . Therefore, the results of electric field distribution simulations indicate that the high-k Ta 2 O 5 side wall influences the electric field distribution in the switching layer. More of electric field is confined in the switch layer which may be accounted for the forming voltage does not significant increase at scaling down for the Ta 2 O 5 spacer RRAM device. The confinement of electric field in the resistive layer indicates that the voltage drops from Pt metal were mainly -forming voltage, otherwise, the low-k SiO2 spacer would share significant portion of the applied voltage especially when the device is active region is narrowed down. For comparison, we fabricated two kinds of HfO 2 -based RRAM devices, one with spacer of low-k material-SiO 2 , denoted as low-k spacer RRAM, and the other one with high-k side wall Ta 2 O 5 , denoted as high-k spacer RRAM.
II. EXPERIMENT SECTION
Device Fabrication Process: A 200nm thick TiN film was sputtered as the bottom electrode on the two patterned Ti/SiO 2 /Si substrates. A 20nm thick SiO 2 spacer layer was deposited on top of TiN electrode. Both substrates are patterned by photo resistor (PR) and SiO 2 etching to define the device size. One substrate was used for building high-k spacer RRAM device, and the other was used for building low-k spacer device. For the high-k spacer RRAM, a 6nm-thick Ta 2 O 5 film was deposited by RF-sputtering from a pure Ta 2 O 5 target with 30sccm Argon (Ar) at 8mTorr working pressure. Then, the Ta 2 O 5 thin film was etched by an ICP etcher with 20sccm Ar and 10sccm CF 4 gas at 4mTorr with 50W etching bias power, leaving a Ta 2 O 5 sidewall spacer is about 6nm thick. Next, a 4nm resistive switching layer of HfO 2 was deposited by RF sputtering HfO 2 targets with 200W RF power. For the top electrode, 200nm-thick Pt layers were deposited on low-k and high-k spacer RRAM devices by DC-sputtering a pure Pt target with 30sccm Ar gas under 4mTorr working pressure. For the low-k spacer device, all the processes are the same except that SiO 2 is used to replace the Ta 2 O 5 as side wall spacer material. Finally, the low-k spacer (SiO 2 ) and high-k spacer (Ta 2 O 5 ) RRAM devices are completed by lifting off photo resistor (PR). The cell is patterned by mask alignment with via size of 0.16µm 2 , 0.36µm 2 , 0.64µm 2 , 1µm 2 and 16.0µm 2 .
Device and Material Characterizations: All of devices with different sizes were tested by Agilent B1500A semiconductor analyzer with the voltage sweep applied to the TiN bottom electrode, while the top Pt electrode was grounded. It's essential to set a SET current compliance to prevent hard-break down for RRAM devices. For the first time of test, a bias voltage sweeps from 0 to 10 V and there was an abrupt current jump from high resistance state (HRS) to low resistance state (LRS) (compliance current=10 µA) which opens a soft breakdown conduction path in the insulation layer (Forming Process). Then, a negative voltage sweep (-1.2 V → 0 V → 1.2V) can recover the LRS of the insulation layer to HRS, defined as RESET process. A positive voltage sweep (0 V → 1.2 V → 0 V) can change the HRS of the insulation layer to LRS again with the compliance current of 5 mA (SET process).
III. RESULTS AND DISCUSSION
Both structures of low-k and high-k spacer RRAM device are illustrated in Fig. 2(a) and (b) . In order to confirm the existence of spacer, the cross sectional view of the insulation layer of the transmission electron microscopy (TEM) images are provided, as shown in Fig. 2(c) In addition, we also carried out some material analyses such as X-ray photoelectron spectroscopy (XPS) and Fourier Transform Infrared Spectroscopy (FTIR) on sample of Ta 2 O 5 layer. For the XPS spectra, it's apparent that Ta 3d 3/2 , 3d 5/2 , 4f 7/2 peaks were obtained in the Ta 2 O 5 sample, which is shown in Fig.2 (e) . The insert illustrations imply the percentage of Ta element and O element is 69.06 %, 30.94% respectively. From the FTIR spectra, as shown in Fig.2 (f) , a peak of Ta-O in 643 cm −1 was found, indicating that Ta 2 O 5 was successfully obtained in the device [19] .
To investigate the effects of the high-k and low-k sidewall on the resistive switching characteristics of small size devices, firstly, we measured current-voltage (I-V) curves of forming process of both low-k (blue) and high-k spacer RRAM (red) devices with via size of 16.0µm 2 ( Fig. 3 (a) ) and 0.16µm 2 (Fig. 3 (b) ). It is found that at the via size of 16.0µm 2 , the forming voltage of both low-k and high-k spacer RRAM are quite close to each other, about 5.2 V, while at the via size of 0.16µm 2 , the forming voltage of lowk spacer RRAM increased to 6.15 V, whereas the forming of high-k spacer RRAM remained unchanged. This single device measurement results already shows the effectiveness of a high-k spacer side wall on stabilizing the forming voltage of RRAM devices. To get statistical results, five times tests of forming voltages for both low-k and high-k spacer RRAM on samples with five different sizes (16.0µm 2 , 1.0µm 2 , 0.64µm 2 0.36µm 2 , and 0.16µm 2 ) were carried out and plotted in Fig. 3(c) and (d). It's obvious that the average forming voltage of low-k spacer RRAM device shows a climbing trend when scaling down the device, increasing from 5.2V to 6.1V with the size decreasing from 16.0µm 2 to 0.16µm 2 . In contrast, the forming voltages in the device of high-k spacer RRAM maintains at ∼5.2V regardless of the device size. Consider the electrical measurements and previous report, we believe the enhancement of forming voltage uniformity could be ascribed to the high-k spacer confinement of the electric field in the switch layer [14] .
To compare the electrical characteristics of high-k and low-k spacer RRAM, device with 0.16µm 2 via size is chosen for further investigations. 100 continuous sweeps were applied in both low-k and high-k spacer RRAM device with compliance current of 5 mA. On the basic of I-V curves in Fig. 4(a) and (b) , bipolar resistive switching characteristics were observed in both low-k and high-k spacer RRAM with positive SET bias and negative RESET bias operations. When the voltage sweep from 0 V to 1.2 V, the device change from HRS to LRS which is defined as SET process, whereas the voltage sweep from 0 V to −1.2 V, the device change from LRS to HRS which is defined as RESET process. It is apparent that the I-V curves of the high-k spacer RRAM device exhibits better uniformity during SET and RESET cycles than that of the low-k spacer RRAM device.
To further demonstrate the uniformity difference between these two types of device, we plotted the LRS and HRS accumulation probability of the low-k and high-k spacer RRAM. The ratio of HRS and LRS is about 10 in the two VOLUME 6, 2018 629 devices. As shown in Fig. 4(c) , when the read voltage was set at 0.1 V, the HRS of low-k spacer RRAM distributed in a wide range, whereas the LRS distribution remained stable. In contrast, for the high-k spacer RRAM, both of HRS and LRS were kept in a relative stable state with narrow resistance distribution range, shown in Fig. 4(d) . The distribution of HRS and LRS for both low-k and high-k spacer RRAM reveals that high-k spacer RRAM has higher operational uniformity during operation than the low-k spacer RRAM. Moreover, the SET and RESET voltage of both types of devices were plotted statistically in Fig. 4 (e) and (f), it was found that SET and RESET voltage of the high-k spacer RRAM are 0.66 V and 0.68 V, respectively, which are almost equivalent to those of the low-k spacer RRAM. Again, the high-k spacer RRAM exhibited a narrower set voltage distribution. These results confirm that the high-k spacer device could be operated under small voltage with more uniform switching behavior, which is beneficial for practical application.
To investigate the stabilities of HRS and LRS, the endurance and retention of both devices were measured under current compliance of 10 mA. As shown in Fig. 5(a) and (b) , the data were read at 0.1V with an AC pulse was applied to switch the resistance states between HRS and LRS. Both of HRS and LRS for high-k spacer RRAM and low-k spacer RRAM can be operated 10 7 times, which suggests its capability for AC operation. Both devices show fair stability during the retention test, the high-k and low-k spacer RRAM devices, as shown in Fig. 5(c) and (d) , the HRS and LRS of both devices maintained almost unchanged for at least 10 4 s, indicating a life time of over 10 years without degradation at room temperature.
Besides, the AC pulse signals were applied to high-k and low-k spacer RRAM to measure their instant switching time. The switching time is defined as the length of time between LRS and HRS. The SET process and RESET process were shown in Fig. 5 (e) and (f), respectively. During the SET process, the switching time of high-k spacer RRAM device is about 0.5 µs while that of low-k RRAM is about 1.2 µs (Fig. 5(e) ). Their switching time during the RESET process are both 700ns (Fig.5(f) ). However, the high-k spacer RRAM shows a higher resistance changes which is about 10 times higher than that of low-k spacer RRAM at the end of the RESET process. In addition, the definition of the length of switching time is based on the previous study [20] . All the above results provided indirect evidences that the high-k Ta 2 O 5 material could help focus the electric field in the HfO 2 layer, which enable a more complete and faster resistance switch at short pulse operation.
IV. CONCLUSION
In conclusion, we propose a new high-k-Ta 2 O 5 as side-wall structure of RRAM device which solve the problem that 630 VOLUME 6, 2018
the forming voltage increased significantly with the size of device decreased according to the results of material analyses and electrical measurements. The HfO 2 -based RRAM with high-k spacer structure exhibited more outstanding resistive switching characteristics, such as faster switch speed, small operation voltage and excellent reliabilities compared to the normal HfO 2 -based RRAM device which suggests significance of high-k spacer in the application of HfO 2 -based RRAM. What's more, both high-k and low-k spacer RRAM device can be operated at least 10 7 times under small operated voltage and they all showed excellent reliabilities (10 4 s). In short, all experimental measurements showed the prominent potential of high-k material as side-wall structure of RRAM for next generation data memory. 
